

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

Japanese Patent Laid-Open Publication No. Heisei 9-8207

[TITLE OF THE INVENTION]

RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

[CLAIMS]

1. A resin-encapsulated CSP type semiconductor device in which a lead frame shaped in accordance with a two-step etching process in such a manner that a thickness of inner leads is thinner than that of the lead frame and which is encapsulated with an encapsulating resin in such a manner that it is substantially the same as that of a semiconductor chip in size, the lead frame including:
 - 10 inner leads having a thickness smaller than that of a lead frame blank;
 - 15 terminal columns having the same thickness as that of the lead frame blank and being integrally connected to the inner leads and also being adapted to be electrically connected to an external circuit;
 - 20 the terminal columns being disposed outside of the inner leads in such a manner that they are coupled to the inner leads in a direction orthogonal to a thickness-wise direction thereof, the terminal columns being mounted on the surface opposite the surface of the lead frame on which
 - 25 the semiconductor chip is mounted, the terminal columns

***** v:

【特許請求の範囲】

【請求項1】 2段エッティング加工によりインナーリードの厚さがリードフレーム素材の厚さよりも薄間に加工されたリードフレームを用い、外見寸法をほぼ半導体電子に合わせて封止用樹脂により樹脂封止したCSP (Chip Size Package) 型の半導体装置であって、前記リードフレームは、リードフレーム素材よりも薄肉のインナーリードと、インナーリードに一体的に形成したリードフレーム素材と同じ厚さの外部回路と形成するための柱状の電子柱とを有し、且つ、電子柱はインナーリードの外周側においてインナーリードに対して厚み方向に貫通し、かつ半導体電子装置側と反対側に抜けられており、電子柱の先端面に半凹部からなる電子部を抜け、電子部を封止用樹脂部から露出させ、電子柱の外周側の側面を封止用樹脂部から露出させており、半導体電子は、半導体電子の電極部を有する面にて、インナーリード部に貼り付ける材を介して貼り付けており、半導体電子の電極部はインナーリード間に抜けられ、半導体電子部装置側とは反対側のインナーリード先端部とワイヤにて電気的に接続されていることを特徴とする樹脂封止型半導体装置。

【請求項2】 2段エッティング加工によりインナーリードの厚さがリードフレーム素材の厚さよりも薄間に加工されたリードフレームを用い、外見寸法をほぼ半導体電子に合わせて封止用樹脂により樹脂封止したCSP (Chip Size Package) 型の半導体装置であって、前記リードフレームは、リードフレーム素材よりも薄肉のインナーリードと、インナーリードに一体的に形成したリードフレーム素材と同じ厚さの外部回路と形成するための柱状の電子柱とを有し、且つ、電子柱はインナーリードの外周側においてインナーリードに対して厚み方向に貫通し、かつ半導体電子装置側と反対側に抜けられており、電子柱の先端面に半凹部からなる電子部を露出させて電子部とし、電子柱の外周側の側面を封止用樹脂部から露出させており、半導体電子は、半導体電子の電極部を有する面にて、インナーリード部に貼り付けており、半導体電子の電極部はインナーリード間に抜けられ、半導体電子部装置側とは反対側のインナーリード先端部とワイヤにて電気的に接続されていることを特徴とする樹脂封止型半導体装置。

【請求項3】 前項1ないし2において、リードフレームはダイパッドを有しており、半導体電子はその電極部をインナーリード部とダイパッド部との間に接続していることを特徴とする樹脂封止型半導体装置。

【請求項4】 2段エッティング加工によりインナーリードの厚さがリードフレーム素材の厚さよりも薄間に加工されたリードフレームを用い、外見寸法をほぼ半導体電子に合わせて封止用樹脂により樹脂封止したCSP (Chip Size Package) 型の半導体装置であって、前記リードフレームは、リードフレーム

よりも薄肉のインナーリードと、インナーリードに一体的に形成したリードフレーム素材と同じ厚さの外部回路と形成するための柱状の電子柱とを有し、且つ、電子柱はインナーリードの外周側においてインナーリードに対して厚み方向に貫通し、かつ半導体電子装置側と反対側に抜けられており、電子柱の先端面に半凹部からなる電子部を抜け、電子部を封止用樹脂部から露出させ、電子柱の外周側の側面を封止用樹脂部から露出させており、半導体電子は、半導体電子の一面に接続されたパンプを介してインナーリード部に接続され、半導体電子とインナーリード部とが電気的に接続していることを特徴とする樹脂封止型半導体装置。

【請求項5】 2段エッティング加工によりインナーリードの厚さがリードフレーム素材の厚さよりも薄間に加工されたリードフレームを用い、外見寸法をほぼ半導体電子に合わせて封止用樹脂により樹脂封止したCSP (Chip Size Package) 型の半導体装置であって、前記リードフレームは、リードフレーム素材よりも薄肉のインナーリードと、インナーリードに一体的に形成したリードフレーム素材と同じ厚さの外部回路と形成するための柱状の電子柱とを有し、且つ、電子柱はインナーリードの外周側においてインナーリードに対して厚み方向に貫通し、かつ半導体電子装置側と反対側に抜けられており、電子柱の先端の一面を封止用樹脂部から露出させて電子部とし、電子柱の外周側の側面を封止用樹脂部から露出させており、半導体電子は、半導体電子の一面に接続されたパンプを介してインナーリード部に接続され、半導体電子とインナーリード部とが電気的に接続していることを特徴とする樹脂封止型半導体装置。

【請求項6】 前項1ないし5において、インナーリードは、断面形状が端末部で第1面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレーム素材と同じ厚さの他の部分の一方が面と同一平面上にあって第2面に向むけており、第3面、第4面はインナーリードの内側に向かって凹んだ形状に形成されていることを特徴とする樹脂封止型半導体装置。

【発明の詳細な説明】

【0001】

【背景上の利用分野】 本発明は、半導体装置の多機能化に対応する。且つ、本発明の主な目的が可能な樹脂封止型半導体装置に接するもので、特に、エッティング加工により、インナーリード部をリードフレーム素材の厚さよりも薄肉に加工したリードフレームを用いた樹脂封止型半導体装置に接する。

【0002】

【発明の図版】 図1より示すように樹脂封止型の半導体装置 (プラスチックリードフレームパッケージ) は、一面上に図1-1 (a) に示されるような構造であり、半導体電子11-20を封止するダイパッド部11-11や

周囲の回路との電気的接続を行うためのアワーリード1113、アワーリード部1113に一体となったインナーリード部1112、及びインナーリード部1112の半導体素子1120の電極パッド1121とモルタル的に接続するためのワイヤ1130、半導体素子1120を封止して外界からの応力、熱膨張から守る層1140等からなっており、半導体素子1120をリードフレームのダイパッド1111部等に取付した後、層1140により封止してパッケージとしたもので、半導体素子1120の電極パッド1121に対応できる数のインナーリード1112を必要とするものである。そして、このような封止部の半導体装置の組立部材として用いられる(本層)リードフレームは、一般には図11(b)に示すような構成のもので、半導体素子を搭載するためのダイパッド1111と、ダイパッド1111の周囲に抜けられた半導体素子と対応するためのインナーリード1112、及びインナーリード1112に重成して外観回路との接続を行うためのアワーリード1113、層封止部のダムとなるダムバー1114、リードフレーム1110全体を支撐するアーチ(アーチ部1115等)を備えており、通常、コバルト、42合金(4.2%ニッケル-42%銅)、鋼系合金のような導電性に優れた金属を用い、プレス性もしくはエッチング法により形成されていた。

【0003】このようなリードフレームを利用した封止部の半導体装置(プラスチックリードフレームパッケージ)においても、電子部品の表面実装化の技術と半導体素子の高集成化に伴い、小型表面化かつ電極端子の増大化が図られて、その結果、封止部の半導体装置、特にQFP(Quad Flat Package)及びTQFP(Thin Quad Flat Package等)等では、リードの多ピン化が著しくなってきた。上記の半導体装置に用いられるリードフレームは、複雑なものはオートリソグラフィー技術を用いたエッチング加工方法により形成され、複雑でないものはプレスによる加工方法による形成されるのが一般的であったが、このような半導体装置の多ピン化に伴い、リードフレームにおいても、インナーリード部先端の複雑化が進み、当初は、複雑なものに対しては、プレスによるダイカッタ加工によらず、リードフレーム部材の板厚が0.25mm程度のものを用い、エッチング加工で対応してきた。このエッチング加工方法の工法について以下、図10に基づいて簡単に述べておく。まず、鋼合金もしくは42%ニッケル-42%銅からなる層を0.25mm程度の薄板(リードフレーム素材1010)を十分焼付(図10(a))した後、真クロム酸カリフムを焼成した水溶性カゼインレジスト等のフォトレジスト1020を露地の露地部に第一に形成する。(図10(j))次いで、所定のパターンが形成されたマスクを介して蒸気水銀灯でレジスト膜を露光した後、所定の露地部では

感光性レジストを現出して(図10(c))、レジストパターン1030を形成し、後露地部、焼成露地等を必要に応じてを行い、塩化第二鉛水溶液を三たる成分とするエッチング液にて、スプレイにて該露地(リードフレーム素材1010)に吹きかけ所定の露地形状にエッチングし、露地をせら。(図10(d))

次いで、レジスト膜を剥離処理し(図10(e))、焼成後、所定のリードフレームをはて、エッチング加工工程を終了する。このように、エッチング加工等によって形成されたリードフレームは、更に、所定のエリアに露出部等が残される。次いで、焼成、露地等の処理を経て、インナーリード部を固定用の接着剤等をボリイミドテープにてテーピング処理したり、必要に応じて所定の量タブ吊りバーを曲げ加工し、ダイパッド部をダムセットする処理を行う。しかし、エッチング加工方法においては、エッチング液による露地は該加工液の露地方向の端に近づく(露地)方向にも進むため、その露地化加工にも限界があるのが一般的で、図10に示すように、リードフレーム素材の周囲からエッチングするため、ラインアンドスペース露地の場合、ライン間隔の加工露地幅は、板厚の50~100%程度と言わわれている。又、リードフレームの露地露地のアワーリードの露地を除いた場合、一般的には、その露地は約0.125mm以上必要とされている。この点、図10に示すようなエッチング加工方法の場合、リードフレームの板厚を0.15mm~0.125mm程度まで薄くすることにより、ワイヤボンディングのための必要な露地幅7.0~8.0mmとし、0.165mmピッチ程度の複雑なインナーリード部先端のエッチングによる加工を達成しておたが、これが露地とされていた。

【0004】しかしながら、近年、封止部の半導体装置は、小パッケージでは、電極端子であるインナーリードのピッチが0.1~0.65mmピッチを越えて、既に0.15~0.13mmピッチまでの露地化露地がでて来た事と、エッチング加工において、リード部材の露地を薄くした場合には、アセンブリ工程や実装工程といったは工程におけるアワーリードの露地露地が露地といいう点から、既にリード部材の露地を薄くしてエッチング加工を行う方法にも限界が出てきた。

【0005】これに対応する方法として、アワーリードの露地を薄くしたまま露地化を行う方法で、インナーリード露地部をハーフエッチングもしくはプレスにより薄くしてエッチング加工を行う方法が提案されている。しかし、プレスにより薄くしてエッチング加工をおこなう場合には、露地においての露地が不足する(例えば、マスクをエリアの露地)、ボンディング、モールディング時のクランプに必要なインナーリードの表面性、寸法露地が露地とれない、露地を2段行なわなければならぬ露地露地が複雑になると、露地露地が多くある。そして、インナーリード露地部をハーフエッチングにより薄く

してエッティング加工を行う方法の場合にし、製版を行なわなければならず、製造工程が複雑になるという問題があり、いずれも実用化には、未だ至っていないのが現状である。

〔0006〕

〔発明が解決しようとする課題〕一方、電子部品の構成部品化の時代には、半導体パッケージにおいても、小型で高性能が良いものが求められるようになってきて、外寸寸法をはば半導体電子に合わせて、封止用部材により封止封止したCSP (Chip Size Package) と言われるパッケージが実現されるようになってきた。CSPを使う恩恵を以下に簡単に述べる。

①第一にピン数が同じなら、QFP (Quad Flat Package) やBGA (Ball Grid Array) に比べ実装面積を格段に小さくできる。②第二に、パッケージ寸法が同じならQFPやBGAよりもピン数を多くとれる。QFPについて2. パッケージや基板の反りを考えると、実用的に使える寸法は最大40mm角であり、アウターリードピッチが0.5mmピッチのQFPでは304ピンが限界となる。さらにピン数を増やすためには、0.4mmピッチや0.3mmピッチが必要となるが、この場合には、ユーザが良質性の高い基板（一括リフロー・ハンダ付け）を行うのが難しくなってくる。一般にはQFPの製造に関してはアウターリードピッチが0.3mmピッチ以下ではコストを上げずに実現するのは困難と言われている。BGAは、上記QFPの限界を打破するものとし注目を始めたもので、外端電子を二次元アレイ状にし、外端電子ピッチを広げることで実装の良質性を実現しようとするものである。BGAの場合、外端電子が300ピンを超える傾向でも、従来通りの一括リフロー・ハンダ付けはできるが、30mm~40mm角になると、基板サイクルによって外端電子のハンダ・バンプにクラックが入るため、600ピン~700ピン、最大でも1000ピンが実用の限界と一般には言われている。外端電子をパッケージ裏面に二次元アレイにしたCSPの場合には、BGAのコンセプトを引継ぎ、且つ、アレイ状の電子ピッチを増やすことが可能となる。また、BGA同様、一括リフロー・ハンダ付けが可能である。

③第三に、QFPやBGAに比べるとパッケージ内部の配線長が短くなるため、寄生容量が小さくなり伝達時間が短くなる。LSIクロック周波数が100MHzを超えるようになると、QFPではパッケージ内の伝導が問題になってしまい、内部配線をせかくしたCSPの方が有利である。しかしながら、CSPは実装面で優れるものの、多電子化に対しては、電子のピッチをさらに求めることが必要で、この点での限界がある。本発明は、このような状況のもと、リードフレームを用いた封止封止型半導体電子において、多電子化に対応でき、且つ、一層の小型化に考慮できる半導体電子を目的に

しようとするものである。

〔0007〕

〔発明を解決するための手段〕本発明の封止封止型半導体電子は、2枚エッティング加工によりインナーリードの厚さがリードフレームよりよりも薄くに外側加工されたリードフレームを用い、外寸寸法をはば半導体電子に合わせて封止用部材により封止封止したCSP (Chip Size Package) 型の半導体電子であって、前記リードフレームは、リードフレーム素材よりも薄肉のインナーリードと、該インナーリードに一側に重ねたリードフレーム素材と同じ厚さの外側部材と接続するための柱状の電子柱とを有し、且つ、電子柱はインナーリードの外側部においてインナーリードに対して厚み方向に直交し、かつ半導体電子部材と反対側に抜けられており、電子柱の先端部にキヤウスからなる電子部を抜け、電子部を封止用部材部から露出させ、電子柱の外側部の側面を封止用部材部から露出させており、半導体電子は、半導体電子の裏面部（パッド）を有する面にて、インナーリード部に始終接する面を介して形成されており、半導体電子の裏面部（パッド）はインナーリード間に抜けられ、半導体電子部材側と反対側のインナーリード先端部とワイヤにて電気的に接続されていることを特徴とするものである。また、本発明の封止封止型半導体電子は、2枚エッティング加工によりインナーリードの厚さがリードフレーム素材の厚さよりも薄くに外側加工されたリードフレームを用い、外寸寸法をはば半導体電子に合わせて封止用部材により封止封止したCSP (Chip Size Package) 型の半導体電子であって、前記リードフレームは、リードフレーム素材よりも薄肉のインナーリードと、該インナーリードに一側に重ねたリードフレーム素材と同じ厚さの外側部材と接続するための柱状の電子柱とを有し、且つ、電子柱はインナーリードの外側部においてインナーリードに対して厚み方向に直交し、かつ半導体電子部材側と反対側に抜けられており、電子柱の先端部を封止用部材部から露出させて電子部とし、電子柱の外側部の側面を封止用部材部から露出させており、半導体電子は、半導体電子の裏面部（パッド）を有する面にて、インナーリード部に始終接する面を介して形成されており、半導体電子の裏面部（パッド）はインナーリード間に抜けられ、半導体電子部材側と反対側のインナーリード先端部とワイヤにて電気的に接続されることを特徴とするものである。そして上記において、微少量（ないし2）において、リードフレームはダイパッドを有しており、半導体電子はその裏面部（パッド）をインナーリード部とダイパッド部との間に介していることを特徴とするものである。また、本発明の封止封止型半導体電子は、2枚エッティング加工によりインナーリードの厚さがリードフレーム素材の厚さよりし薄くに外側加工されたリードフレームを用い、外寸寸法をはば半導体電子に合わせて

封止用樹脂により樹脂封止したCSP (Chip Size Package) 型の半導体装置であって、前記リードフレームは、リードフレーム素材よりも薄肉のインナーリードと、インナーリードに一体的に直結したリードフレーム素材と同じ厚さの外露回路と接続するための仕組の電子部とを有し、且つ、電子部はインナーリードの外露側においてインナーリードに対して厚み方向に直交し、かつ半導体電子部反対側と反対側に設けられており、電子部の先端面に半田等からなる電子部を設け、電子部を封止用樹脂部から露出させ、電子部の外露側の側面を封止用樹脂部から露出させており、半導体電子部は、半導体電子部の一端に設けられたパンプを介してインナーリード部に露出され、半導体電子部とインナーリード部とが電気的に接続していることを特徴とするものである。また、本発明の樹脂封止型半導体装置は、2段エッチング加工によりインナーリードの厚さがリードフレーム素材の厚さよりも薄肉に外露加工されたリードフレームを用い、外露寸法をばね等半導体電子部に合わせて封止用樹脂により樹脂封止したCSP (Chip Size Package) 型の半導体装置であって、前記リードフレームは、リードフレーム素材よりも薄肉のインナーリードと、インナーリードに一体的に直結したリードフレーム素材と同じ厚さの外露回路と接続するための仕組の電子部とを有し、且つ、電子部はインナーリードの外露側においてインナーリードに対して厚み方向に直交し、かつ半導体電子部反対側と反対側に設けられており、電子部の先端の一端を封止用樹脂部から露出させて電子部とし、電子部の外露側の側面を封止用樹脂部から露出させており、半導体電子部は、半導体電子部の一端に設けられたパンプを介してインナーリード部に露出され、半導体電子部とインナーリード部とが電気的に接続していることを特徴とするものである。そして上記において、インナーリードは、断面形状が四方形で第1面、第2面、第3面、第4面の4面を有しており、かつ第1面はリードフレーム素材と同じ厚さの他の部分の一方の面と同一平面上にあって第2面に向き合っており、第3面、第4面はインナーリードの内側に向かって凹んだ形状に形成されていることにより、インナーリード部の第2面は平坦性を確保でき、ワイヤボンディング性の良いものとしている。また第1面も平坦面で、第3面、第4面はインナーリード側に凹凸であるためインナーリード部は、定位しており、且つ、ワイヤボンディングの平滑性を広くとれる。

(0009) また、本発明の樹脂封止型半導体装置は、半導体電子部が、半導体電子部の一端に設けられたパンプを介してインナーリード部に露出され、半導体電子部とインナーリード部とが電気的に接続していることにより、ワイヤボンディングの必要がなく、一段したボンディングを可能としている。

(0010) (実施例) 本発明の樹脂封止型半導体装置の実施例を図にそって説明する。先ず、実施例1を図1に示し、説明する。図1(a)は実施例1の樹脂封止型半導体装置の断面図であり、図1(b) (イ) は図1(a)のA1-A2におけるインナーリード部の断面図で、図1(b) (ロ) は図1(a)のB1-B2における電子部の断面図である。図1中、100は半導体電子部、111は電極部(パッド)、120はワイヤ、130はリードフレーム、131はインナーリード、131Aは第1面、131Abは第2面、131Acは第3面、131Adは第4面、133は電子部。

—レーニンがソビエト連邦を創立した。これがソビエト連邦の始まりである。ソビエト連邦は、ソビエト連邦の元老院である。

1958年7月21日-第155号

05 当初(3) 8月に第一回の会議を実施する。四月に第5回の会議が開催される。5月に第6回の会議が開催される。

କରିବାକୁ କାହାର କାହାର କାହାର କାହାର କାହାର । ୧୫ ପଦ । (୫୫)
କାହାର କାହାର କାହାର କାହାର କାହାର । ୧୬ ପଦ । (୫୬)
କାହାର କାହାର କାହାର କାହାର କାହାର । ୧୭ ପଦ । (୫୭)
କାହାର କାହାର କାହାର କାହାର କାହାର । ୧୮ ପଦ । (୫୮)
କାହାର କାହାର କାହାର କାହାର କାହାର । ୧୯ ପଦ । (୫୯)



〔0022〕 2003年3月20日，我局就有关问题向省局发函，省局于2003年3月21日复函，函件主要内容如下：

2000年1月1日，中国共产党3000万党员向全国各族人民致以节日的祝贺。中国共产党中央委员会、国务院、全国政协、中央军委向全国各族人民致以节日的祝贺。


説明するための図		
〔図6〕本発明の遮断封止型半導体装置に用いられるリードフレームの図	レーム (n) 及 140, 240, 340	列
〔図7〕本発明の遮断封止型半導体装置に用いられるリードフレームの図	止用底板 150	地
〔図8〕本発明の遮断封止型半導体装置に用いられるリードフレームの作製方法を説明するための図	絶縁基板 160, 260, 360	基
〔図9〕インナーリード先端部でのワイヤンディングの結果状態を示す図	接着テープ 235	帶
〔図10〕後述のリードフレームのエッチング製造工程を説明するための図	イバッド 810	ダ
〔図11〕遮断封止型半導体装置及び其用リードフレームの図	ードフレーム素材 820A, 820B	リ
(序号の説明)	ジストバーン 830	レ
100, 100A, 200, 300	一の端口部 840	電
遮断封止型半導体装置	二の端口部 850	算
110, 210, 310	一の凹部 860	算
底板粒子	二の凹部 870	平
111, 211, 311	底板凹 880	エ
底 (バッド)	エッチング底沉層 920C, 920D, 920E	ク
120, 220, 320	リ 921C, 921D, 921E	め
イナ	イ 922E	イ
120A, 120B	ウ 931D, 931E	リ
イナ	ス 931Aa	コ
121A, 121B	ードフレーム底材部 931Ab	リ
ツミ	931Ac	フ
130, 230, 330	イニシング層 1010	レ
ードフレーム	ードフレーム素材 1020	イ
131, 231, 331	オトレジスト 1030	リ
ンナーリード	ジストバーン 1040	ダ
131Aa, 231Aa, 331Aa	シナーリード 1110	イ
1面	ードフレーム	イ
131Ab, 231Ab, 331Ab	1111	イ
2面	イバッド 1112	イ
131Ac, 231Ac, 331Ac	ンナーリード 1112A	イ
3面		
131Ad, 231Ad, 331Ad		
4面		
131B, 231B		
底板		
133, 233, 333		
子底		
133A		
子底		
133B		
底		
133C		
136, 236		
Lバード		
137, 237		

ンナーリード先端部
1113
ウターリード
1114
ムバー
1115
レーム部(押出)
1120


成形突起
1121
底部(バッド)
1130
イヤ
1140
止用側面
ナ



(8 3)



(4)



(b)







Diagram (c) shows a wavy line with a label '233' and diagram (d) shows a wavy line with a label '233C'.


(四一〇)




{ 5 }




(图6)




(8)





(図11)



having terminal portions arranged on their tips;
the terminal portions being made of solder, etc. and
exposed externally through the encapsulating resin such
that the terminal columns are exposed externally through
5 the encapsulating resin at their outer sides; and
the semiconductor chip at its surface having electrode
portions being mounted on the inner leads by means of an
insulating adhesive, and the electrode portions being
arranged between the inner leads and being electrically
10 connected to tips of the inner leads by wires.

2. A resin-encapsulated CSP type semiconductor
device in which a lead frame shaped in accordance with a
two-step etching process in such a manner that a thickness
15 of inner leads is thinner than that of the lead frame and
which is encapsulated with an encapsulating resin in such a
manner that it is substantially the same as that of a
semiconductor chip in size, the lead frame including:
inner leads having a thickness smaller than that of a
20 lead frame blank;
terminal columns having the same thickness as that of
the lead frame blank and being integrally connected to the
inner leads and also being adapted to be electrically
connected to an external circuit;
25 the terminal columns being disposed outside of the

inner leads in such a manner that they are coupled to the inner leads in a direction orthogonal to a thickness-wise direction thereof, the terminal columns being mounted on the surface opposite the lead frame surface on which the 5 semiconductor chip is mounted, the terminal columns being exposed externally through the encapsulating resin at a portion of the tips thereof to serve as terminal portions, the terminal columns being exposed externally through the encapsulating resin at the outer sides thereof; and

10 the semiconductor chip at its surface having electrode portions being mounted on the inner leads by means of an insulating adhesive, and the electrode portions being electrically connected to tips of the inner leads by wires.

15 3. The resin-encapsulated CSP type semiconductor devices of claim 1 or 2, wherein the lead frame has a die pad, and the semiconductor chip is mounted in such a manner that electrode portions thereof are arranged between the inner leads and the die pad.

20

25 4. A resin-encapsulated CSP type semiconductor device in which a lead frame shaped in accordance with a two-step etching process in such a manner that a thickness of inner leads is thinner than that of the lead frame and which is encapsulated with an encapsulating resin in such a manner

that it is substantially the same as that of a semiconductor chip in size, the lead frame including:

inner leads having a thickness smaller than that of a lead frame blank;

5 terminal columns having the same thickness as that of the lead frame blank and being integrally connected to the inner leads and also being adapted to be electrically connected to an external circuit;

10 the terminal columns being disposed outside of the inner leads in such a manner that they are coupled to the inner leads in a direction orthogonal to a thickness-wise direction thereof, the terminal columns being mounted on the surface opposite the surface of the lead frame on which the semiconductor device is mounted, the terminal columns 15 having terminal portions arranged on their tips;

the terminal portions being made of solder, etc. and exposed externally through the encapsulating resin such that the terminal columns are exposed externally through the encapsulating resin at the outer sides thereof; and

20 the semiconductor chip being mounted on the inner leads by bumps arranged on one surface of the semiconductor chip, and the semiconductor chip being electrically connected to the inner leads.

25 5. A resin-encapsulated CSP type semiconductor

device in which a lead frame shaped in accordance with a two-step etching process in such a manner that a thickness of inner leads is thinner than that of the lead frame and which is encapsulated with an encapsulating resin in such a 5 manner that it is substantially the same as that of a semiconductor chip in size, the lead frame including:

inner leads having a thickness smaller than that of a lead frame blank;

10 terminal columns having the same thickness as that of the lead frame blank and being integrally connected to the inner leads and also being adapted to be electrically connected to an external circuit;

15 the terminal columns being disposed outside of the inner leads in such a manner that they are coupled to the inner leads in a direction orthogonal to a thickness-wise direction thereof, the terminal columns being mounted on the surface opposite the surface of the lead frame on which the semiconductor device is mounted, the terminal columns being exposed externally through the encapsulating resin at 20 a portion of tips thereof to serve as terminal portions; and

25 the semiconductor chip being mounted on the inner leads by bumps arranged on one surface thereof, and the semiconductor chip being electrically connected to the inner leads.

6. The resin-encapsulated CSP type semiconductor device of any of claims 1 to 5, wherein the inner leads each have a rectangular cross-sectional shape including 5 four faces respectively provided with a first surface, a second surface, a third surface, and a fourth surface, the first surface being opposite to the second surface and flush with one surface of the remaining portion of the inner lead having the same thickness as that of the lead 10 frame blank, and the third and fourth surfaces each having a concave shape depressed toward the inside of the inner lead.

[DETAILED DESCRIPTION OF THE INVENTION]

15 [FIELD OF THE INVENTION]

The present invention relates to a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and having a miniaturized structure and thus an excellent mounting 20 efficiency. More particularly, the present invention relates to a resin-encapsulated semiconductor device utilizing a lead frame shaped in a manner that an inner lead portion is thinner in a thickness than a lead frame blank.

[DESCRIPTION OF THE PRIOR ART]

Fig. 11a shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated semiconductor device includes a die pad 1111 having a semiconductor chip 1120 mounted thereon, outer leads to be electrically connected to the associated circuits, inner leads 1112 formed integrally with the outer leads 1113, bonding wires 1130 for electrically connecting the tips of the inner leads 1112 to the bonding pad 1121 of the semiconductor chip 1120, and a resin encapsulating the semiconductor chip 1120 to protect the semiconductor chip 1120 from external stresses and contaminants. This resin-encapsulated semiconductor device, after mounting the semiconductor device 1120 on the bonding pad 1121, is manufactured by encapsulating the semiconductor chip 1120 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1112 is equal to that of the bonding pads 1121 of the semiconductor chip 1120. And, Fig. 11b shows the configuration of a monolayer lead frame used as an assembly member of the resin-encapsulated semiconductor device shown in Fig. 11a. Such a lead frame includes the bonding pad 1111 for mounting the semiconductor chip, the inner leads 1112 to be electrically connected to the semiconductor device, the outer lead 1113 which is integral

with the inner lead 1112 and is adapted to be electrically connected to the associated circuits. This also includes dam bars serving as a dam when encapsulating the semiconductor device with the resin, and a frame serving to 5 support the entire lead frame 1110. Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy(a 42% Ni-Fe alloy), copper-based alloy by a pressing working process or an etching process.

Recently, there has been growing demand for the 10 miniaturization and reduction in thickness of resin-encapsulated semiconductor device employing lead frames like the lead frame 1110(plastic lead frame package) and the increase of the number of terminals of resin-encapsulated semiconductor package as electronic 15 apparatuses are miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, particularly quad-plate package(QFPs) and thin quad flat packages (TQFPs) have each 20 a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively 25 large pitches among lead frames for semiconductor packages

are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for forming semiconductor packages having a large number of pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etching process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to Fig. 10. First a copper alloy or 42 alloy thin sheet 1010 of a thickness on the order of 0.25 mm (blank for a lead frame) is cleaned perfectly (Fig. 10a). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1020 over the major surfaces of the thin film as shown in Fig. 10b. Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1030 as shown in Fig. 10c. Then, the thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant containing ferric chloride as a principal component is sprayed against the thin sheet 1010 to etch through portions of the thin sheet 1010 not coated with the patterned photoresist films 1020 so that inner

leads of predetermined sizes and shapes are formed as shown in Fig. 10d.

Then, the patterned resist films are removed, the patterned thin sheet 1010 is washed to complete a lead frame having the inner leads of desired shapes as shown in Fig. 13e. Predetermined areas of the lead frame thus formed by the etching process are silver-plated. After being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. In the etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular to the thickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in Fig. 10 during the etching process, it is said, when the lead frame has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100% of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80 μ m for successful wire bonding. When the etching process as illustrated in Fig. 10 is employed in fabricating a lead frame, a thin sheet of a small

thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the fine tips thereof are arranged at a pitch of about 0.165 mm.

However, recent miniature resin-encapsulated 5 semiconductor package requires inner leads arranged at pitches in the range of 0.013 to 0.15 mm, far smaller than 0.165 mm. When a lead frame is fabricated by processing a thin sheet of a reduced thickness, the strength of the outer leads of such a lead frame is not large enough to 10 withstand external forces that may be applied thereto in the subsequent processes including an assembling process and a chip mounting process. Accordingly, there is a limit 15 to the reduction of the thickness of the thin sheet to enable the fabrication of a minute lead frame having fine leads arranged at very small pitches by etching.

An etching method previously proposed to overcome such difficulties subjects a thin sheet to an etching process to 20 form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions 25 corresponding to the inner leads by pressing; for example,

the smoothness of the surface of the plated areas is unsatisfactory, the inner leads cannot be formed in a flatness and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

15

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

Meanwhile, there has been growing demand for the miniaturization and increase in the mounting efficiency of the semiconductor package as electronic apparatuses are miniaturized progressively. Thus, a package, so called "CSP" (Chip Size Package) is proposed which is encapsulated with a resin in such a manner that its size is substantially equal to that of the semiconductor chip. The CSP has the following advantages.

20 25 1: First, where the number of pins of the CSP is equal

to that of QFP (Quad Flat Package) or BGA (Ball Grid Package), the CSP enables a remarkable reduction in the mounting area as compared to the QFP or BGA.

2) Second, if the CSP is equal to the QFP or BGA in size, the CSP is increased in the pin number over the QFP or BGA. In the case of the QFP, a practical use dimension is 40 mm or less when considering the length of the package or substrate, and the pin number is 304 or less if the outer leads are arranged at a pitch of 0.5 mm. The outer leads need to be arranged at a pitch of 0.4mm or 0.3 mm to increase the pin number, but this causes a user difficulty in mounting the semiconductor package at a high productivity. Generally, in fabricating the QFP in which the outer leads are arranged at a pitch of 0.3 mm or less, the mass production of the QFP necessarily involves an increase in costs, otherwise the mass production is difficult. The BGA was proposed to overcome such a difficulty of the QFP. In the BGA, external terminals are formed in the shape of two-dimensional array, and arranged at a wider pitch, thereby reducing a difficulty in mounting it. Moreover, although the BGA permits the conventional overall reflow soldering even at the pin number in excess of 300 pins, solder bumps are incorporated with clacks depending on the temperature cycle if the dimension of the BGA reaches 30 to 40 mm, such that an upper limitation of

the pin number of the BGA is 600 to 700 pins, or at most 1000 pins. In the case of the CSP in which external terminals are mounted in the shape of two-dimensional array on the back surface of the CSP, pitches of the 5 external terminals can be increased in accordance with the concepts of the BGA. Moreover, in the CSP, the overall reflow soldering can be permitted, as in the BGA.

3) Third, as compared to the QFP or BGA, the CSP is short in an interconnection length, and thus less in the 10 parasitic capacitance, and thereby short in the transfer delay time. Where the clock rate is in excess of 100 MHZ, the QFP is problematic in transfer into the package. The 15 CSP having a shortened interconnection length is advantageous. Accordingly, the CSP is advantageous in view of the mounting efficiency, but it needs to be narrower in the terminal pitch when considering a demand for an increase in the number of terminals.

Thus, the present invention is aimed to provide a 20 resin-encapsulated semiconductor device employing a lead frame, which is capable of meeting a demand for the miniaturization and increased terminal number.

(MEANS FOR SOLVING THE SUBJECT MATTERS)

A resin-encapsulated semiconductor device in 25 accordance with the present invention is a resin-

encapsulated CSP type semiconductor device in which a lead
frame shaped in accordance with a two-step etching process
in a manner that a thickness of inner leads is thinner than
that of the lead frame and which is encapsulated with an
5 encapsulating resin in such a manner that it is
substantially the same as that of a semiconductor chip in
size, the lead frame including: inner leads having a
thickness smaller than that of a lead frame blank; and
terminal columns having the same thickness as that of the
10 lead frame blank and being integrally connected to the
inner leads and also being adapted to be electrically
connected to an external circuit; the terminal columns
being disposed outside of the inner leads in such a manner
that they are coupled to the inner leads in a direction
15 orthogonal to thickness-wise direction thereof, the
terminal columns being mounted on the surface opposite the
surface on which the semiconductor chip is mounted, the
terminal columns having terminal portions arranged on their
tips; the terminal portions being made of solder, etc. and
20 exposed externally through the encapsulating resin such
that the terminal columns are exposed externally through
the encapsulating resin at their outer sides; the
semiconductor chip at its surface having electrode portions
(pads) being mounted on the inner leads by means of an
25 insulating adhesive, and the electrode portions being

electrically connected to tips of the inner leads by wires.

Moreover, a resin-encapsulated semiconductor device in accordance with the present invention is a resin-encapsulated CSP type semiconductor device in which a lead frame shaped in accordance with a two-step etching process in a manner that a thickness of inner leads is thinner than that of the lead frame and which is encapsulated with an encapsulating resin in such a manner that it is substantially the same as that of a semiconductor chip in size, the lead frame including: inner leads having a thickness smaller than that of a lead frame blank; and terminal columns having the same thickness as that of the lead frame blank and being integrally connected to the inner leads and also being adapted to be electrically connected to an external circuit; the terminal columns being disposed outside of the inner leads in such a manner that they are coupled to the inner leads in a direction orthogonal to thickness-wise direction thereof, the terminal columns being mounted on the surface opposite the lead frame surface on which the semiconductor chip is mounted, the terminal columns being exposed externally through the encapsulating resin at their outer sides; the semiconductor chip at its surface having electrode portions (pads) being mounted on the inner leads by means of an insulating adhesive, and the electrode portions being

arranged between the inner leads and electrically connected to tips of the inner leads by wires.

In the resin-encapsulated CSP type semiconductor devices as described above, the lead frame has a die pad, 5 and the semiconductor chip is mounted in such a manner that their electrode portions is arranged between the inner leads and the die pad.

Furthermore, a resin-encapsulated semiconductor device in accordance with the present invention is a resin-encapsulated CSP type semiconductor device in which a lead frame shaped in accordance with a two-step etching process 10 in a manner that a thickness of inner leads is thinner than that of the lead frame and which is encapsulated with an encapsulating resin in such a manner that it is substantially the same as that of a semiconductor chip in 15 size, the lead frame including: inner leads having a thickness smaller than that of a lead frame blank; and terminal columns having the same thickness as that of the lead frame blank and being integrally connected to the inner leads and also being adapted to be electrically 20 connected to an external circuit; the terminal columns being disposed outside of the inner leads in such a manner that they are coupled to the inner leads in a direction orthogonal to thickness-wise direction thereof, the 25 terminal columns being mounted on the surface opposite the

surface of the lead frame on which the semiconductor device is mounted, the terminal columns having terminal portions arranged on their tips; the terminal portions being made of solder, etc. and exposed externally through the encapsulating resin such that the terminal columns are exposed externally through the encapsulating resin at their outer sides; the semiconductor chip being mounted on the inner leads by bumps arranged on one surface of the semiconductor chip, and the semiconductor chip being electrically connected to the inner leads.

Also, a resin-encapsulated semiconductor device in accordance with the present invention is a resin-encapsulated CSP type semiconductor device in which a lead frame shaped in accordance with a two-step etching process in a manner that a thickness of inner leads is thinner than that of the lead frame and which is encapsulated with an encapsulating resin in such a manner that it is substantially the same as that of a semiconductor chip in size, the lead frame including: inner leads having a thickness smaller than that of a lead frame blank; and terminal columns having the same thickness as that of the lead frame blank and being integrally connected to the inner leads and also being adapted to be electrically connected to an external circuit; the terminal columns being disposed outside of the inner leads in such a manner

that they are coupled to the inner leads in a direction orthogonal to thickness-wise direction thereof, the terminal columns being mounted on the surface opposite the surface of the lead frame on which the semiconductor device 5 is mounted, the terminal columns having terminal portions arranged on their tips; the terminal portions being exposed externally through the encapsulating resin at a portion of tips thereof; the semiconductor chip being mounted on the inner leads by bumps arranged on one surface thereof, and 10 the semiconductor chip being electrically connected to the inner leads.

In the resin-encapsulated CSP type package, the inner leads each have a rectangular cross-sectional shape including four faces respectively provided with a first 15 surface, a second surface, a third surface, and a fourth surface, the first surface being opposite to the second surface and flush with one surface of the remaining portion of the inner lead having the same thickness as that of the lead frame blank, and the third and fourth surfaces each 20 having a concave shape depressed toward the inside of the inner lead.

Meanwhile, the CSP type semiconductor devices as used herein generally means resin-encapsulated semiconductor devices encapsulated with an encapsulating resin in a 25 manner that each of the resulting structures is

lead, the inner leads are stable and wider in their width.

Furthermore, in the resin-encapsulated semiconductor device in accordance with the present invention, a semiconductor chip is mounted on the inner leads by bumps arranged on one surface of the semiconductor chip, and the semiconductor chip and the inner leads are electrically connected to each other. Thus, wire bondings are not required, and also bondings can be carried out in a lump.

10 [EMBODIMENTS]

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to Figures. 1. First, a first embodiment is shown in Fig. 1. Fig 1a is a cross-sectional view of the resin-encapsulated semiconductor device according to the first embodiment of the present invention. Fig. 1b is a cross-sectional view of each of the inner leads taken along the line A1-A2 of Fig. 1a, and Fig 1c is a cross-sectional of each of terminal columns view taken along the line B1-B2 of Fig. 1a. In Fig. 1, a reference numeral 100 depicts a resin-encapsulated semiconductor device, 110 a semiconductor chip, 111 electrode portions (pads), 120 wires, 130 a lead frame, 131 inner leads, 131Aa a first surface, 131Ab a second surface, 131Ac a third surface, 131Ad a fourth surface, 133 terminal columns, 133A

terminal portions, 133B sides, 140 an encapsulating resin, 150 an insulating adhesive, and 160 a reinforcing tape.

In the resin-encapsulated semiconductor device according to the first embodiment, a semiconductor device 110 is mounted in a manner that the electrode portions 131 of the semiconductor chip 110 are arranged between the inner leads. The semiconductor chip 110 is electrically connected to the second surface 131 Ab of the tip of each inner lead 131. The electrical connection of the resin-encapsulated semiconductor device 100 to an external circuit is achieved by mounting the resin-encapsulated semiconductor device 100 at terminal portions made of semi-spherical solder on a printed circuit substrate. The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. This lead frame 130 has a shape as shown in Fig. 6a. As shown in Fig. 6a, the lead frame 130 has inner leads 131 shaped to have a thickness smaller than that of the terminal column 133. Dam bars 136 serve as a dam when encapsulating with a resin. Moreover, although the lead frame processed by etching to have a shape as shown in Fig. 6a is used in this embodiment, the lead frame is not limited to such a shape as portions other than the inner leads and the terminal columns 133 are not required to be used. The inner leads 131 have a thickness of 40 μ m whereas

the portions of the lead frame other than the inner leads 131 have a thickness of 0.15 mm corresponding to the thickness of the lead frame blank. The tips of the inner leads have a fine pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face denoted by the reference numeral 131Ab is a surface etched, but having a substantially flat profile, so as to allow an easy wire bonding thereon. The third and fourth faces 131Ac and 131Ad have a concave shape depressed toward the inside of the associated inner lead, respectively. This structure exhibits a high strength even though the second face (wire bonding surface) is narrow. Also, Fig. 6b is a cross-sectional view taken with the line C1-C2 of Fig. 6a. The reinforcing tape 160 is attached fixedly so as not to cause twisting in the inner leads. Also, if the inner leads are short in their length, a lead frame fabricated by etching to have a shape shown in Fig. 6a is mounted with the semiconductor chip in accordance with a method as described below. However, where the inner leads are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate directly the lead frame by etching to have a shape as shown in Fig. 6a. Therefore, after etching the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 131B as shown in Fig.

6c(i), the inner leads 131 are fixed with the reinforcing tape 160 as shown in Fig. 6c(ii). Then, the connecting portion 131B unnecessary for the fabrication of the resin-encapsulated semiconductor device are removed by means of a press as shown in Fig. 6c (iii), and a semiconductor chip is then mounted on the lead frame. In Fig. 6c(ii), the line E1-E2 shows the line to be cut by a press.

5 A method for the fabrication of the resin-encapsulated semiconductor device will now be described in brief. First, 10 as shown in Fig. 5a, a lead frame, which is fabricated by an etching and from which the unnecessary portions are moved by a cutting process, is arranged in a manner that thin tips of the inner leads are directed upwardly. Moreover, if the inner leads are long in their length, the 15 tips of the inner leads are fixed by a polyimide tape, as required. Then, the surface of the semiconductor device 110 having electrode portions 111 formed thereon is directed downwardly, and located on the inner leads in a manner that the electrode portions are arranged between the 20 inner leads 131. Then, the semiconductor device 110 is mounted fixedly on the inner leads by means of an insulating adhesive 150.

Then, as shown in Fig. 5b, the electrode portions are 25 electrically connected to the tips of the inner leads 131 by wires 120. Subsequently, encapsulation is carried out

with the conventional encapsulating resin 140, as shown in Fig. 5c. Such an encapsulation with the resin is carried out using a desired mold in a manner that the outer surface of the terminal columns is somewhat protruded externally 5 from the encapsulating resin. Then, unnecessary portions of the lead frame 130 protruded from the encapsulating resin 140 are cut off by a press to form terminal columns 130 while forming sides 133B of the terminal columns 130, as shown in Fig. 5d. In this case, it is preferable to form 10 previously the cutting line in the lead frame for easy cutting. Particularly, the forming of the cutting line during etching of the lead frame results in the saving of time. The dam bars 136, frame portions 137, etc. of the lead frame 110 as shown in Fig. 6 are removed. Next, 15 terminal portion 133A made of solder is arranged on the outer surface of each terminal column to fabricate a resin-encapsulated semiconductor device. The terminal portion 133A serves to facilitate connection of the resin-encapsulated semiconductor device to an external circuit, 20 but does not necessarily need to be arranged.

A method for etching the lead frame of the first embodiment will now be described in conjunction with Figs. 8a to 8e. Figs. 8a to 8e are cross-sectional views 25 respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment shown in

Fig. 1. In particular, the cross-sectional views of Figs. 8a to 8e correspond to a cross section taken along the line D1 - D2 of Fig. 6a, respectively. In Figs. 8a to 8e, the reference numeral 810 denotes a lead frame blank, 820A and 820B resist patterns, 830 first opening, 840 second openings, 850 first concave portion, 860 second concave portions, 870 flat surface, 880 an etch-resistant layer, 131A tips of inner leads, and 131Ab second faces of inner leads, respectively. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated over both surfaces of a lead frame blank 810 made of a 42% nickel-iron alloy and having a thickness of about 0.15 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 820A and 820B having first opening 830 and second openings 840, respectively (Fig. 8a).

The first opening 830 is adapted to etch the lead frame blank 810 to have an etched flat bottom surface of a thickness smaller than that of the lead frame blank 810 in a subsequent process. The second openings 840 are adapted to form desired shapes of tips of inner leads. Although the first opening 830 includes at least an area forming the tips of the inner leads 810, a topology generated by a partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a

clamping process for fixing the lead frame. Thus, an area to be etched needs to be sufficiently large without being limited to an area for forming the fine portions of the tips of the inner leads. Thereafter, both surfaces of the 5 lead frame blank 810 formed with the resist patterns are etched using a 48 Be' ferric chloride solution of a temperature of 57 °C at a spray pressure of 2.5 kg/cm². The etching process is terminated at the point of time when first recess 850 etched to have a flat etched bottom 10 surface has a depth h corresponding to 2/3 of the thickness of the lead frame blank (Fig. 8b).

Although both surfaces of the lead frame blank 810 are simultaneously etched in the primary etching process, it is unnecessary to simultaneously etch both surfaces of the 15 lead frame blank 810. For instance, an etching process may be conducted at the surface of the lead frame blank formed with the resist pattern 820B having openings of a desired shape to form at least a desired shape of the inner leads using an etchant solution. In this case, the etching 20 process is terminated after obtaining a desired etching depth at the etched inner lead forming regions. The reason why both surfaces of the lead frame blank 810 are simultaneously etched, as in this embodiment, is to reduce the etching time taken in a secondary etching process as 25 described hereinafter. The total time taken for the

primary and secondary etching processes is less than that taken in the case of etching only one surface of the lead frame blank on which the resist pattern 820B is formed. Subsequently, the surface provided with the first recess 850 etched at the first opening 830 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Incotec Inc.) by a die coater to form an etch-resistant layer 880 so as to fill up the first recess 850 and to cover the resist pattern 820A (Fig. 8c).

It is unnecessary to coat the etch-resistant layer 880 over the entire portion of the surface provided with the resist pattern 820A. However, it is preferred that the etch-resistant layer 880 be coated over the entire portion of the surface formed with the first recess 850 and first opening 830, as shown in Fig. 8c, because it is difficult to coat the etch-resistant layer 880 only on the surface portion including the first recess 850. Although the etch-resistant layer 880 wax employed in this embodiment is an alkali-soluble wax, any suitable wax resistant to the etching action of the etchant solution and remaining somewhat soft during etching may be used. A wax for forming the etch-resistant layer 880 is not limited to the above-mentioned wax, but may be a wax of a UV-setting type. Since the first recess 850 etched by the primary etching process at the surface formed with the pattern adapted to

form a desired shape of the inner lead tip is filled up with the etch-resistant layer 880, it is not further etched in the following secondary etching process. The etch-resistant layer 880 also enhances the mechanical 5 strength of the lead frame blank for the second etching process, thereby enabling the second etching process to be conducted while keeping a high accuracy. It is also possible to enable a second etchant solution to be sprayed at an increased spraying pressure, for example, 2.5 kg/cm² 10 or above, in the secondary etching process. The increased spraying pressure promotes the progress of etching in the direction of the thickness of the lead frame blank in the secondary etching process. Then, the lead frame blank is subjected to a secondary etching process. In this 15 secondary etching process, the lead frame blank 810 is etched at its surface formed with the first recess 850 having a flat etched bottom surface, to completely perforate the lead frame blank 810, thereby forming the tips 890 of the inner leads (Fig. 8d).

20 The bottom surface 870 of each recess formed by the primary etching process and parallel to the surface of the lead frame is flat. However, both side surfaces of each recess positioned at opposite sides of the bottom surface 870 have a concave shape depressed toward the inside of the 25 inner lead. Then, the lead frame blank is cleaned. After

completion of the cleaning process, the etch-resistant layer 880, and resist films (resist patterns 820A and 820B) are sequentially removed. Thus, a lead frame having a structure of Fig. 6a is obtained in which tips 690 of inner leads are arranged at a fine pitch. The removal of the etch-resistant layer 880 and resist films (resist patterns 820A and 820B) is achieved using a sodium hydroxide solution serving to dissolve them.

The etching method in which the etching process is conducted at two separate steps, respectively, as described above, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130 used in the present invention and shown in Figs. 6a and 6b involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In accordance with the above method, the fineness of the tip 131A of each inner lead formed by this method is dependent on a shape of the second recesses 860 and the thickness of the inner lead tip. For example, where the blank has a thickness t reduced to 50 μ m, the inner leads can have a fineness corresponding to a lead width W_1 of 100 μ m and a tip pitch p of 0.15 mm, as shown in Fig. 6e. In the case of using a small blank thickness t

of about 30 μ m and a lead width W_1 of 70 μ m, it is possible to form inner leads having a fineness corresponding to an inner lead pitch p of 0.12 mm. Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the blank thickness t and the lead width W_1 .

5 In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the inner leads are short in their length, a lead frame illustrated in Fig. 6a can be directly obtained. However, 10 where the inner leads are long in length as compared to those of the first embodiment, the inner leads have a tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state 15 where the tips of the inner leads are bound to each other by a connecting member 131B as shown in Fig. 6c(I). Then, the connecting member 131B, unnecessary for the fabrication of a semiconductor package, is cut off by means of a press to obtain a lead frame shaped as shown in Fig. 6a.

20 In the case of fabricating a lead frame 230 having a die pad 235 as shown in Figs. 7a and 7b, the lead frame may be shaped by etching in a state where a connecting member 231B is arranged on the tips of the inner leads to bind the tips directly to the die pad, as shown in Fig. 7c(I). Then, 25 unnecessary portions in the shaped lead frame may be cut

off. Moreover, Fig. 7b is a cross-sectional view taken along the line C11-C22, and the line E11-E21 in Fig. 7c(iii) shows a cutting line. After the inner leads are plated in accordance with a jig plating process, unnecessary portions are cut off to obtain a lead frame having a good quality with no plating failure. Moreover, as described above, where unnecessary portions in the structure shown in Fig. 6c are cut off to obtain the lead frame having a shape shown in Fig. 6a, a reinforcing tape 160 (a polyimide tape) is generally used, as shown in Fig. 6c(iii). Similarly, the reinforcing tape is also used in the case of cutting off unnecessary portions in a structure shown in Fig. 7c. While the connecting member 131B is cut off by means of a press to obtain a shape shown in Fig. 6c(iii), a semiconductor chip is mounted on the lead frame still having the reinforcing tape attached thereon. Also, the mounted semiconductor chip is encapsulated with a resin in a condition where the lead frame still has the tape.

The tip 131A of each inner lead of the lead frame used in the semiconductor device of this first embodiment has a cross-sectional shape as shown in Fig. 9(I). The tip 131A has an etched flat surface (second surface) 131Ab which has a width W1 slightly more than the width W2 of an opposite surface. The widths W1 and W2 (about 100 μ m) are more than the width W at the central portion of the tips when viewed

in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of the opposite surfaces of the tip 131A can be easily 5 electrically connected to a semiconductor chip (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in Fig. 9(ii)a. In Fig. 9, a reference numeral 131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the 10 case of Fig. 9(ii)a, there is a particularly excellent wire-bonding property, as the etched flat surface does not have roughness. Fig. 9(iii) shows that the tip 931C of the inner lead of the lead frame fabricated according to the process 15 illustrated in Fig. 10 is wire-bonded to a semiconductor chip. In this case, however, both opposite surfaces of the tip 931C of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite 20 surfaces of the tip 931C are formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of the first embodiment. Fig. 9(iv) shows that the inner lead tip 931D or 931E, obtained by thinning in its thickness by 25 a means of a press and then by etching, is wire-bonded to a

5 semiconductor chip (not shown). In this case, however, a pressed surface of the inner lead tip is not flat as shown in Fig. 9(iv). Thus, the wire-bonding on either of the opposite surfaces as shown in Fig. 9(iv)a or Fig. 9(iv)b often results in an insufficient wire-bonding stability and a problematic quality.

10 A modification to the resin-encapsulated semiconductor device of the first embodiment will now be described. Fig. 2a is a cross-sectional view illustrating a modification to the resin-encapsulated semiconductor device of the first embodiment, and Fig. 2c shows an appearance of the semiconductor device in accordance with the modification. Fig. 2c(ii) is a view when viewed from the bottom of the semiconductor device, Fig. 2c(I) is a front view of the semiconductor device, and Fig. 2b is a cross-sectional view of a terminal column taken at a position corresponding to the line A1-A2 of Fig. 1a. The semiconductor device according to the modification is different with that of the first embodiment in terminal portion 133A. The terminal portions at their tips are protruded externally from a resin 140. The surface of the tip of each terminal portion is plated with solder. Thus, when mounting the resin-encapsulated semiconductor device, the solder is uniformly distributed through an opening 133c. The semiconductor device 100A of this modification is identical to that of

15

20

25

the first embodiment except for the terminal portions 133A.

A resin-encapsulated semiconductor device in accordance with a second embodiment will now be described.

Fig. 3a is a cross-sectional view of a resin-encapsulated

5 semiconductor device according to the second embodiment,

Fig. 3b is a cross-sectional view of an inner lead taken

along the line A3-A4 of the Fig. 3a, and Fig. 3c(I) is a

cross-sectional view of a terminal column taken along the

line A3-A4 of Fig. 3a. In Fig. 3, a reference numeral 200

10 depicts a resin-encapsulated semiconductor device, 210 a

semiconductor chip, 230 a lead frame, 231 inner leads,

231Aa a first surface, 231Ab a second surface, 231Ac a

third surface, 231Ad a fourth surface, 233 terminal

columns, 233A terminal portions, 233B sides, 235 a die pad,

15 240 an encapsulating resin, 250 an insulating adhesive,

250A an adhesive, and 260 a reinforcing tape. In the case

of the second embodiment similarly to the case of the first

embodiment, the semiconductor chip 210 is mounted in such a

manner that the surface, on which electrode portions (pads)

211 are formed, is mounted fixedly on the inner leads 231

by means of the insulating adhesive, while the electrode

portions 211 are arranged between the inner leads 231. The

electrode portions are electrically connected to the second

surfaces 231Ab of the tips of the inner leads 231. The lead

25 frame has the die pad 235 at its inside. The electrode

portions 211 are arranged between the inner leads 231 and the die pad 235. Moreover, in the second embodiment similarly to the case of the first embodiment, electrical connection of the semiconductor device 200 to an external circuit is achieved by mounting the semiconductor device 200 on a printed substrate by terminal portions made of a semi-spherical solder and arranged on the tips of the terminal columns 233. In this embodiment, a conductive adhesive is used to adhere the semiconductor chip 210 to the die pad 235, and the die pad 235 and the terminal columns 233 are connected by the inner leads to each other, thereby dissipating heat generated in the semiconductor chip through the die pad. Also, the adhesive 250A necessarily needs to be conductive. However, where the die pad and the semiconductor chip are connected together by means of the conductive adhesive and the die pad is connected to a ground line, it is possible to not only obtain a heat dissipation effect, but also to solve a problem associated with noise.

Similarly to the lead frame used in the first embodiment, the lead frame 230 used in the second embodiment is made of 42% nickel-iron alloy. However, as shown in Figs. 7a and 7b, the lead frame 230 is shaped to have the die pad 235 and the inner leads 233 having a thickness thinner than that of the terminal columns. The

terminal columns each have a thickness of 0.15 mm. The inner leads are arranged at a pitch of 0.12 mm, thereby meeting a demand for the increased terminal number of the semiconductor device. The second surface 231Ab of each 5 inner lead is flat, such that is easy to wire-bond. The third and fourth surfaces 231Ac and 231Ad also have a concave shape depressed toward the inside of the inner lead. This structure exhibits a high strength even though the second face (wire bonding surface) is narrow. Moreover, 10 the fabrication of the resin-encapsulated semiconductor device of the second embodiment is carried out in accordance with substantially the same process as that of the first embodiment.

For example, in a modification to the resin- 15 encapsulated semiconductor device of the second embodiment, an opening 233C is formed on the tip of each terminal column 233 as in the modification to the first embodiment. The opening is protruded externally from the encapsulating resin 240 such that the tip having the opening serves as 20 the terminal 233A.

A resin-encapsulated semiconductor device in accordance with a third embodiment will now be described. Fig. 4a is a cross-sectional view of a resin-encapsulated semiconductor device in accordance with a third embodiment, 25 and Fig. 4b is a cross-sectional view of an inner lead

5 taken along the line A5-A6 of Fig. 4a. Also, Fig. 4c(I) is a cross-sectional view of a terminal column taken along the line B5-B6 of Fig. 4a. In Fig. 4, a reference numeral 300 depicts a resin-encapsulated semiconductor device, 310 a semiconductor device, 311 pads, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B sides, 335 a die pad, 340 a encapsulating resin, and 360 a reinforcing resin.

10 Unlike the first or second embodiment above, the semiconductor device 300 in accordance with this third embodiment includes bumps 311. The bumps 311 are mounted fixedly on the inner leads 330 and electrically connect the semiconductor chip 310 and the inner leads 331 together.

15 Similarly to the first or second embodiment, electrical connection of the semiconductor device to an external circuit is achieved by mounting the semiconductor device on a printed substrate by terminal portions 333A made of a semi-spherical solder and arranged on the tips of the terminal columns.

20

Similarly to the lead frame used in the first or second embodiment, the lead frame 330 used in the second embodiment is made of 42% nickel-iron alloy. However, the lead frame 330 is shaped to have the tips 331A of the inner leads having a thickness thinner than that of the terminal

columns, as shown in Figs. 6a and 6b. The terminal columns 333 are equal to the lead frame blank in thickness. The tips 331A of the inner leads are 0.05 mm thick, and the remaining portions other than the tips 331A of the inner leads are 0.15 mm thick, such that the lead frame has a strength sufficient to withstand the subsequent processes. The inner leads are arranged at a pitch of 0.12 mm, thereby meeting a demand for the increased terminal number of the semiconductor device. The second surface 331Ab of each inner lead 331A is flat, such that it is easy to wire-bond. The third and fourth surfaces 331Ac and 331Ad also have a concave shape depressed toward the inside of the inner lead. This structure exhibits a high strength even though the second face (wire bonding surface) is narrow. Moreover, the fabrication of the resin-encapsulated semiconductor device of the second embodiment is carried out in accordance with substantially the same process as that of the first embodiment, except that the semiconductor chip is mounted fixedly on the die pad, followed by encapsulation with the encapsulating resin.

For example, in a modification to the resin-encapsulated semiconductor device of the third embodiment, an opening 333C is formed on the tip of each terminal column 333 as in the modification to the first embodiment as shown in Fig. 2. The opening is protruded externally

from the encapsulating resin 340A such that the tip having the opening serves as the terminal 333A.

(EFFECTS OF THE INVENTION)

5 The present invention provides a resin-encapsulated semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number and is excellent in mounting efficiency. Furthermore, the resin-encapsulated semiconductor device in accordance with this invention does not require a process of cutting or bending the dam bars as in the case of using a lead frame having outer leads as shown in Fig. 11b. As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay time.

10

15

20